



# GANDHI SCHOOL OF ENGINEERING

**BHABANDHA, BERHAMPUR**

**BRANCH:- ELECTRICAL ENGINEERING**

**SEMESTER:- 5<sup>TH</sup>**

**SUBJECT:- DEMP**

**Name of the Faculty-Er. P.P MAHUNTA & Er. LALIT NAYAK**


			Topic to be taken			Actual topic taken		
Sl. No	Topic/Module	No. of period	Details of the topics	Date	Topic No.	Topic Name	Date	Remarks
1	BASICS OF DIGITAL ELECTRONICS	15	1.1 Binary, Octal, Hexadecimal number systems and compare with Decimal system. 1.2 Binary addition, subtraction, Multiplication and Division. 1.3 1's complement and 2's complement numbers for a binary number 1.4 Subtraction of binary numbers in 2's complement method. 1.5 Use of weighted and Un-weighted codes & write Binary equivalent number for a number in 8421, Excess-3 and Gray Code and vice-versa. 1.6 Importance of parity Bit. 1.7 Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.	20.09.2022 TO 20.10.2022	1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9	Binary, Octal, Hexadecimal number systems and compare with Decimal system. Binary addition, subtraction, Multiplication and Division. 1's complement and 2's complement numbers for a binary number Subtraction of binary numbers in 2's complement method. Use of weighted and Un-weighted codes & write Binary equivalent number for a number in 8421, Excess-3 and Gray Code and	20.09.2022 21.09.2022 23.09.2022 24.09.2022 26.09.2022 27.09.2022 29.09.2022 30.09.2022 11.10.2022 13.10.2022 14.10.2022 17.10.2022 18.10.2022 19.10.2022 20.10.2022	

			<p>1.8 Realize AND, OR, NOT operations using NAND, NOR gates.</p> <p>1.9 Different postulates and De-Morgan's theorems in Boolean algebra.</p> <p>1.10 Use Of Boolean Algebra For Simplification Of Logic Expression</p> <p>1.11 Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using K-Map.</p>		<p><b>1.10</b></p> <p><b>1.11</b></p>	<p>vice-versa.</p> <p>Importance of parity Bit.</p> <p>Logic Gates: AND, OR, NOT, NAND, NOR and EX-OR gates with truth table.</p> <p>Realize AND, OR, NOT operations using NAND, NOR gates.</p> <p>Different postulates and De-Morgan's theorems in Boolean algebra.</p> <p>Use Of Boolean Algebra For Simplification Of Logic Expression</p> <p>Karnaugh Map For 2,3,4 Variable, Simplification Of SOP And POS Logic Expression Using K-Map.</p>		
<b>2</b>	<b>COMBINATIONAL LOGIC CIRCUITS</b>	<b>15</b>	<p>2.1 Give the concept of combinational logic circuits.</p> <p>2.2 Half adder circuit and verify its functionality using truth table.</p> <p>2.3 Realize a Half-adder using NAND gates only and NOR gates only.</p> <p>2.4 Full adder circuit and explain its operation with truth table.</p> <p>2.5 Realize full-adder using two Half-adders and an OR – gate and write truth table</p> <p>2.6 Full subtractor circuit and explain its operation with truth table.</p> <p>2.7 Operation of 4 X 1 Multiplexers and 1 X 4 demultiplexer</p> <p>2.8 Working of Binary-Decimal Encoder</p>	<p><b>21.10.2022</b> <b>TO</b> <b>18.11.2022</b></p>	<p><b>2.1</b></p> <p><b>2.2</b></p> <p><b>2.3</b></p> <p><b>2.4</b></p> <p><b>2.5</b></p> <p><b>2.6</b></p> <p><b>2.7</b></p> <p><b>2.8</b></p> <p><b>2.9</b></p>	<p>Give the concept of combinational logic circuits.</p> <p>Half adder circuit and verify its functionality using truth table.</p> <p>Realize a Half-adder using NAND gates only and NOR gates only.</p> <p>Full adder circuit and explain its operation with truth table.</p> <p>Realize full-adder using two Half-adders and an OR – gate and write truth table</p> <p>Full subtractor circuit and explain its operation with</p>	<p><b>21.10.2022</b></p> <p><b>22.10.2022</b></p> <p><b>23.10.2022</b></p> <p><b>26.10.2022</b></p> <p><b>27.10.2022</b></p> <p><b>28.10.2022</b></p> <p><b>30.10.2022</b></p> <p><b>01.11.2022</b></p> <p><b>02.11.2022</b></p> <p><b>03.11.2022</b></p> <p><b>04.11.2022</b></p> <p><b>07.11.2022</b></p> <p><b>08.11.2022</b></p> <p><b>10.11.2022</b></p>	

			<p>&amp; 3 X 8 Decoder. 2.9 Working of Two bit magnitude comparator.</p>			<p>truth table. Operation of 4 X 1 Multiplexers and 1 X 4 demultiplexer Working of Binary-Decimal Encoder &amp; 3 X 8 Decoder. Working of Two bit magnitude comparator.</p>	<p><b>11.11.2022</b> <b>14.11.2022</b> <b>15.11.2022</b> <b>17.11.2022</b> <b>18.11.2022</b></p>	
<b>3</b>	<b>SEQUENTIAL LOGIC CIRCUITS</b>	<b>15</b>	<p>3.1 Give the idea of Sequential logic circuits. 3.2 State the necessity of clock and give the concept of level clocking and edge triggering, 3.3&amp;3.4 Clocked SR flip flop with preset and clear inputs. 3.5 Construct level clocked JK flip flop using S-R flip-flop and explain with truth table 3.6 Concept of race around condition and study of master slave JK flip flop. 3.7 Give the truth tables of edge triggered D and T flip flops and draw their symbols. 3.8 Applications of flip flops. 3.9 Define modulus of a counter 3.10 4-bit asynchronous counter and its timing diagram. 3.11 Asynchronous decade counter. 3.12 4-bit synchronous counter. 3.13 Distinguish between synchronous and asynchronous counters. 3.14 State the need for a Register and</p>	<p><b>19.11.2022</b> <b>TO</b> <b>10.12.2022</b></p>	<p><b>3.1</b> <b>3.2</b> <b>3.3</b> <b>3.4</b> <b>3.5</b>  <b>3.6</b> <b>3.7</b> <b>3.9</b> <b>3.10</b> <b>3.11</b> <b>3.12</b> <b>3.13</b> <b>3.14</b> <b>3.15</b></p>	<p>Give the idea of Sequential logic circuits. State the necessity of clock and give the concept of level clocking and edge triggering, Clocked SR flip flop with preset and clear inputs. Construct level clocked JK flip flop using S-R flip-flop and explain with truth table Concept of race around condition and study of master slave JK flip flop. Give the truth tables of edge triggered D and T flip flops and draw their symbols. Applications of flip flops. Define modulus of a counter 4-bit asynchronous counter and its timing diagram. Asynchronous decade counter. 4-bit synchronous counter.</p>	<p><b>19.11.2022</b> <b>21.11.2022</b> <b>25.11.2022</b> <b>02.12.2022</b> <b>03.12.2022</b> <b>05.12.2022</b> <b>07.12.2022</b> <b>08.12.2022</b> <b>09.12.2022</b> <b>10.12.2022</b></p>	

			list the four types of registers. 3.15 Working of SISO, SIPO, PISO, PIPO Register with truth table using flip flop.			Distinguish between synchronous and asynchronous counters. State the need for a Register and list the four types of registers. Working of SISO, SIPO, PISO, PIPO Register with truth table using flip flop.		
<b>4</b>	<b>8085 MICROPROCESSOR</b>	<b>20</b>	4.1 Introduction to Microprocessors, Microcomputers 4.2 Architecture of Intel 8085A Microprocessor and description of each block. 4.3 Pin diagram and description. 4.4 Stack, Stack pointer & stack top 4.5 Interrupts 4.6 Opcode & Operand, 4.7 Differentiate between one byte, two byte & three byte instruction with example. 4.8 Instruction set of 8085 example 4.9 Addressing mode 4.10 Fetch Cycle, Machine Cycle, Instruction Cycle, T-State 4.11 Timing Diagram for memory read, memory write, I/O read, I/O write 4.12 Timing Diagram for 8085 instruction 4.13 Counter and time delay. 4.14 Simple assembly language programming of 8085.	<b>12.12.2022 TO 17.12.2022</b>	4.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 4.9 4.10  4.11 4.12 4.13 4.14	Introduction to Microprocessors, Microcomputers Architecture of Intel 8085A Microprocessor and description of each block. Pin diagram and description. Stack, Stack pointer & stack top Interrupts Opcode & Operand, Differentiate between one byte, two byte & three byte instruction with example. 4.8 Instruction set of 8085 example Addressing mode Fetch Cycle, Machine Cycle, Instruction Cycle, T-State Timing Diagram for memory read, memory write, I/O read, I/O write Timing Diagram for 8085 instruction Counter and time delay.	<b>12.12.2022</b> <b>14.12.2022</b> <b>15.12.2022</b> <b>16.12.2022</b> <b>17.12.2022</b>	

						Simple assembly language programming of 8085.		
<b>5</b>	<b>INTERFACING AND SUPPORT CHIPS</b>	<b>10</b>	5.1 Basic Interfacing Concepts, Memory mapping & I/O mapping 5.2 Functional block diagram and description of each block of Programmable peripheral interface Intel 8255 , 5.3 Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller	<b>19.12.2022 TO 10.01.2023</b>	<b>5.1 5.2 5.3</b>	Basic Interfacing Concepts, Memory mapping & I/O mapping Functional block diagram and description of each block of Programmable peripheral interface Intel 8255 , Application using 8255: Seven segment LED display, Square wave generator, Traffic light Controller	<b>19.12.2022 21.12.2022 22.12.2022 23.12.2022 04.01.2023 05.01.2023 07.01.2023 09.01.2023 10.01.2023</b>	

  
 HOD  
 Electrical Engg.  
 Gandhi School of Engg.  
 Berhampur (Gm.)

**HOD**