

GANDHI SCHOOL OF ENGINEERING BHABANDHA, BERHAMPUR **SESSION PLAN**

3RD SEMESTER, BRANCH-INFORMATION TECHNOLOGY

DIGITAL ELECTRONICS (TH-3)

Name of the Faculty –ER. SURABHI TRIPATHY									
Topics to be taken					Actually Taken				
SL NO & CHAPTER	No. of Periods assigned by SCTE & VT	Details of the topics	PLANNING DATE	TOPIC NO.	Details of the topics	ACTUAL DATE	Remarks		
1 Basics of Digital Electronics	12	Basics of Digital Electronics 1.1 Number System-Binary, Octal, Decimal, Hexadecimal - Conversion from one system to another number system. 1.2 Arithmetic Operation-Addition, Subtraction, Multiplication, Division, 1"s & 2"s complement of Binary numbers& Subtraction using complements method 1.3 Digital Code & its application & distinguish between weighted & non-weight Code, Binary codes, excess-3 and Gray codes. 1.4 Logic gates: AND, OR, NOT, NAND, NOR, Exclusive-OR, Exclusive-NORSymbol, Function, expression, truth table & timing diagram 1.5 Universal Gates& its Realisation 1.6 Boolean algebra, Boolean expressions, Demorgan"s Theorems. 1.7 Represent Logic Expression: SOP & POS	03-07-2024 TO 31-07-2024	1 1.1 1.2 1.3 1.4 1.5 1.6	Basics of Digital Electronics INTRODUCTION 1.1 Number System-Binary, Octal, Decimal, Hexadecimal - Conversion from one system to another number system. 1.2 Arithmetic Operation-Addition, Subtraction, Multiplication, Division, 1"s & 2"s complement of Binary numbers & Subtraction using complements method 1.3 Digital Code & its application & distinguish between weighted & non-weight Code, Binary codes, excess-3 and Gray codes. 1.4 Logic gates: AND, OR, NOT, NAND, NOR, Exclusive-OR, Exclusive-NORSymbol, Function, expression, truth table & timing diagram 1.5 Universal Gates& its Realisation 1.6 Boolean algebra, Boolean expressions, Demorgan"s Theorems. 1.7 Represent Logic Expression: SOP & POS	07-03-2024 07-04-2024 07-06-2024 07-10-2024 13-07-2024 20-07-2024 22-07-2024 25-07-2024 27-07-2024			
		forms 1.8 Karnaugh map (3 & 4 Variables)&Minimization of logical expressions ,don't care conditions		1.7	forms 1.8 Karnaugh map (3 & 4 Variables)& Minimization of logical expressions ,don't care conditions	29-07-2024 31-07-2024			

			Combinational Logic Circuits		2	Combinational Logic Circuits INTRODUCTION	01-08-2024	
			2.1 Half adder, Full adder, Half Subtractor,			2.1 Half adder, Full adder, .	03-08-2024	
		Full Subtractor, Serial and Parallel Binary 4		2.1	Half Subtractor, Full Subtractor	05-08-2024		
			bit adder.			, Serial and Parallel Binary 4 bit adder	07-08-2024	
			2.2.14	01 09 2024		2.2 Multiplexer (4:1),	10-08-2024	
2	Combinational	12	2.2 Multiplexer (4:1), De- multiplexer (1:4), Decoder, Encoder, Digital comparator (3 Bit)	01-08-2024 TO 31-08-2024	2.2	, De- multiplexer (1:4)	12-08-2024	
	Logic Circuits					Decoder, Encoder	14-08-2024	
						,Digital comparator (3 Bit)	17-08-2024	
			2.3 Seven segment Decoder (Definition, relevance, gate level of circuit Logic circuit, truth table, Applications of above)		2.3	2.3 Seven segment Decoder-Definition	22-08-2024	
						Seven segment Decoder relevance	24-08-2024	
						, gate level of circuit Logic circuit	29-08-2024	
						, truth table, Applications of above	31-08-2024	
		12	Sequential Logic Circuits 3.1 Principle of flip-flops operation, its Types,		3	Sequential Logic Circuits- INTRODUCTION	04-09-2024	
						Sequential Logic Circuits- INTRODUCTION	09-09-2024	
					3.1	3.1 Principle of flip-flops operation, its Types,	11-09-2024	
						flip-flops operationS, its Types,	14-09-2024	
			3.2 SR Flip Flop using NAND, NOR Latch (un clocked).		3.2	3.2 SR Flip Flop using NAND,	18-09-2024	
						SR Flip Flop using NAND	21-09-2024	
3 Sequential Logic		o.oskeay.	04-09-2024		NOR Latch (un clocked).	25-09-2024		
	Circuits		3.3 Clocked SR,D,JK,T,JK Master Slave flip-flops-Symbol, logic Circuit, truth table and applications	TO 21-10-2024	3.3	3.3 Clocked SR,D,JK,T,JK flip-flops-Symbol	26-09-2024	
						Master Slave flip-flops-Symbol,	03-10-2024	
							05-10-2024	
			3.4 Concept of Racing and how it can be avoided		3.4	logic Circuit, truth table and applications	03 10 102 !	
						3.4 Concept of Racing and how it can be avoided	07-10-2024	
							21-10-2024	
			Registers, Memories & PLD		4	Concept of Racing and how it can be avoided Registers, Memories & PLD INTRODUCTION	26-10-2024	
			4.1 Shift Registers-Serial in Serial -out,		T	4.1 Shift Registers-Serial in Serial -out, Serial-		
4 Registers, Memories & PLD		Serial- in Parallel-out, Parallel in serial out	26 10 2024	4.1	in Parallel-out,	30-10-2024		
		and Parallel in parallel out			Parallel in serial out and Parallel in parallel out	02-11-2024		
		4.2 Universal shift registers-Applications		4.2	4.2 Universal shift registers-Applications	06-11-2024		
	4 Registers,	8	4.3 Types of Counter & applications	26-10-2024 TO	4.3	4.3 Types of Counter & applications	07-11-2024	
	٥	4.4 Binary counter, Asynchronous ripple	16-11-2024		4.4 Binary counter, Asynchronous ripple			
		counter (UP & DOWN), Decade counter.	10 11 2024	4.4	counter (UP & DOWN), Decade counter.	09-11-2024		
		Synchronous counter, Ring Counter.			Synchronous counter, Ring Counter.			
		4.5 Concept of memories-RAM, ROM, static RAM, dynamic RAM,PS RAM		4.5	4.5 Concept of memories-RAM, ROM, static RAM, dynamic RAM,PS RAM	11-11-2024		
		4.6 Basic concept of PLD & applications		4.6	4.6 Basic concept of PLD & applications	16-11-2024		

5 A/D and D/A Converters	7	A/D and D/A Converters	18-11-2024 TO 30-11-2024	5	A/D and D/A Converters-INTRODUCTION	18-11-2024	
		5.1 Necessity of A/D and D/A		5.1	5.1 Necessity of A/D and D/A converters.	20-11-2024	
		converters.			Necessity of A/D and D/A converters.	21-11-2024	
		5.2 D/A conversion using weighted resistors methods.		5.2	5.3 D/A conversion using R-2R ladder (Weighted resistors) network. 5.4 A/D conversion using counter method. 5.5 A/D conversion using Successive	25-11-2024	
		5.3 D/A conversion using R-2R ladder (Weighted resistors) network.		5.3		27-11-2024	
		5.4 A/D conversion using counter method.		5.4		28-11-2024	
		5.5 A/D conversion using Successive		5.5		30-11-2024	
		approximate method			approximate method	02.42.2024	
	9	LOGIC FAMILIES	02-12-2024 TO 16-12-2024	6.1	LOGIC FAMILIES-INTRODUCTION	02-12-2024	
		6.1 Various logic families &categories			6.1 Various logic families &	04-12-2024	
		according to the IC fabrication process			categories according to the IC fabrication process	05-12-2024	
		6.2 Characteristics of Digital ICs- Propagation Delay, fan-out, fan-in, Power		6.2	6.2 Characteristics of Digital ICs- Propagation Delay,	07-12-2024	
					fan-out, fan-in, Power Dissipation	09-12-2024	
6 LOGIC FAMILIES		Dissipation ,Noise Margin ,Power Supply requirement &Speed with Reference to logic			,Noise Margin ,Power Supply requirement	11-12-2024	
		families.			&Speed with Reference to logic families.	12-12-2024	
		6.3 Features, circuit operation &various		6.3	6.3 Features, circuit operation &	14-12-2024	
		applications of TTL(NAND), CMOS (NAND & NOR)			various applications of TTL(NAND), CMOS (NAND & NOR)	16-12-2024	

CLASS COVERED BY